Abstract-In this paper we present the design of a low power VCO with reduced variations in VCO gain (KV CO) and subband spacing resolution (fres). The proposed VCO is designed using a 90nm CMOS process to cover a tuning range of 23%. Variations in KV CO and fres are reduced by factors of 6 and 17 respectively over a conventional sub-banded VCO, designed using the same process, to meet the same tuning range. This makes the proposed VCO more suited to stable PLL operation with its reduced KV CO requirements resulting in an improvement in phase noise performance over the conventional VCO by 2 dB. Due to the reduced loading on the VCO tank achieved by the presented design, power consumption is kept extremely low at 850 μW from a 1 V supply.
I. INTRODUCTION
Phase−locked loops (PLLs) are important building blocks in modern communication systems. At the heart of the PLL is a voltage−controlled oscillator (VCO), responsible for generating the output frequency of the PLL. In order to account for pro− cess, voltage and temperature (PVT) variation, and to support multi−standard operation, the VCO is required to operate over a sufficiently large frequency range. This requirement, together with the reduced supply voltages that accompany modern low power nanoscale technologies, imply the design of a VCO with a large tuning constant (K V CO -frequency change per volt). A large K V CO is however highly undesirable in terms of optimum phase noise performance as it translates any noise on the VCO control line to frequency modulation of the output signal. This leads to increased jitter of the output signal, which can be particularly problematic for PLLs operating as frequency synthesizers [1] .
This issue is typically addressed by dividing the tuning range into discrete smaller bands (sub−bands), such that a wide tuning range can be realised with a small K V CO for each sub− band [2] . Illustrated in Fig. 1 is a VCO tuning curve which has been divided into n discrete sub−bands to achieve the same original tuning range, but with a smaller K V CO .
The illustration of Fig. 1 is not realistic however, as in practice sub−band spacing resolution (f res ) and K V CO are not constant. Instead they reduce over sub−bands, resulting in a reduction in the frequency range covered by the VCO. This leads to excessive K V CO values required to meet the specified tuning range which will degrade the phase noise performance of the VCO. In addition, ΔK V CO is very severe on PLL operation as PLL loop bandwidth is proportional to K V CO . Therefore, in the absence of additional calibra− tion, loop bandwidth will vary with ΔK V CO hence affecting the noise performance and loop stability of the PLL itself. Although a reduction in ΔK V CO alone will improve PLL noise performance and loop stability, it should be accompanied by a corresponding reduction in f res variation (Δf res ) to optimise the potential tuning range and achieve a more PVT robust solution. Therefore to address this issue, we present the novel design of a low power, sub−banded VCO with reduced ΔK V CO and Δf res . The paper is organised as follows. Section II details the problem of ΔK V CO and Δf res . Related work is reviewed in Section III. The proposed technique and circuit implementa− tion are presented in sections IV and V. Experimental results are then presented in section VI with a conclusion given in section VII.
II. SUB−BANDED VCOS
Dividing the tuning range into n sub−bands is conventionally achieved using a switched capacitor array which consists of n − 1 equi−valued (or binary weighted) switchable capacitors, selectable via a digital word. The switching in(out) of one ca− pacitor adds(subtracts) from the total tank capacitance, forcing VCO operation to move down(up) one sub−band respectively.
The reduction in K V CO occurs because the percentage change in capacitance, caused by the varactor, reduces as more capacitance is added to the tank. The reduction in f res then occurs because the percentage change in capacitance, caused by switching in a capacitor, reduces as more capacitance is added to the tank. As a result both K V CO and f res reduce as more capacitors are switched in.
In [3] it was shown that band to band variation reduces K V CO by the following factor:
where C represents a change in capacitance (for example: from switching in the entire switched capacitor array). This changes f res by the same factor which, as shown in (2), preserves a constant percentage overlap between bands:
where ΔOV represents the variation in percentage overlap between bands. As a result, the overall frequency range covered by the VCO also reduces by the same factor leading to a reduction in the tuning range as follows:
where the reduced tuning range (%), frequency range and max− imum frequency of the VCO are represented by T R reduced , ΔF and F max respectively. As seen from (3), the original tuning range can simply be restored by increasing ΔF by C √ C which is achieved in practice by increasing the average K V CO by the same factor. This however is highly undesirable because, as explained in section I, any increase in K V CO leads to an increase in noise translation from VCO control line to the output signal.
III. RELATED WORK
Some methods have been proposed to reduce ΔK V CO and Δf res . In [4] the use of an additional serial LC−tank with variable inductor configuration is proposed to reduce ΔK V CO . Due to the additional LC−tank this solution consumes large power and die area. In [5] the use of additional varactors to reduce the ΔK V CO of groups of sub−bands is proposed. This solution however requires an additional complex biasing scheme to reduce ΔK V CO down to a specified level. In addition, both solutions do not address Δf res . If ΔK V CO is reduced then, as shown in (2), Δf res should also be reduced by the same amount to preserve a constant overlap between bands. This achieves a more PVT robust VCO which optimise's its dynamic tuning range while avoiding frequency dead−zones at extreme corners. In [6] , [7] , the use of an additional varactor array in conjunction with the conventional switched capacitor array is proposed to achieve simultaneous reductions in both ΔK V CO and Δf res . In [6] unused varactors in the array are simply switched out whilst those in [7] are connected to a fixed potential. Due to the additional array, the quality factor of the tank (Q tank ) is degraded over conventional approaches, leading to degraded phase noise performance and increased power consumption.
IV. PROPOSED TECHNIQUE
The proposed technique simultaneously reduces both ΔK V CO and Δf res . Unlike [6] , [7] , this is achieved using one single array resulting in reduced loading of Q tank . The array consists of n−1 switchable varactor branches to split the specified tuning range into n sub−bands, as shown in Fig. 2 . Each varactor branch is selectable via digital control signals which select(de−select) the branches by switching them in(out) respectively. De−selecting varactor branches by completely switching them out offers a more attractive solution over fixing them to a fixed potential [7] , as it further reduces loading of Q tank for the higher frequency bands, where the majority of the branches will be switched out.
A. Design Procedure
Each varactor branch is sized according to its required C max and C min values necessary to achieve the specified K V CO and f res . The procedure for calculating these values is as follows:
1) Calculate C min for the sub−band of interest (C minn ):
where f maxn is the maximum frequency of the sub− band, taking into account the specified f res . This is calculated as follows:
where the maximum frequency and frequency range covered by the previous sub−band are f maxn−1 and Δf n−1 respectively. 2) Calculate the change in C min between the sub−band of interest and the previous one (ΔC minn→n−1 ):
where C minn−1 is the minimum capacitance of the previous sub−band. 3) Calculate C max for the sub−band of interest (C maxn ):
where f minn is the minimum frequency of the sub− band, taking into account the specified K V CO . This is calculated as follows:
where V tune is the tuning voltage range. 4) Calculate the change in C max between the sub−band of interest and the previous one (ΔC maxn→n−1 ):
where C maxn−1 is the maximum capacitance of the previous sub−band. Equations (6) and (9) give the required C min and C max values respectively for the sub−band of interest. Once obtained, the relevant varactor branch is sized to achieve both values and inserted into the array. Repeating this procedure n − 1 times thus completes the array.
V. CIRCUIT DESCRIPTION
To verify the proposed technique a low power, sub−banded VCO with center operating frequency of 4.8 GHz was designed for a 1P9M 90nm CMOS process. The tuning range of the circuit is divided into 16 sub−bands with reduced ΔK V CO and Δf res . The schematic of the VCO is shown in Fig. 2 .
The LC−tank consists of a differential spiral inductor (L) and p−n junction diode varactors (D 1 , D 2 ) . A differential spiral inductor is used due to its higher quality factor (Q) and lower area requirements over its single ended counterpart [8] , which measured an inductance of 4 nH and Q of 16 at 4.8 GHz. P−type diode varactors are used due to their higher Q−values and linearity over the alternative N−type MOSFET varactors available for the process used. Anodes of both varactors are clamped to Vss through resistors (R) to ensure no forward biasing, requiring them to be de−coupled from the tank using metal−insulator−metal capacitors (C s ). This offers the addi− tional advantage of further improving varactor linearity [9] , thereby reducing AM−FM up−conversion of flicker noise from the bias source [10] .
Flicker noise from the bias source can be completely elim− inated by removing the bias source [11] . However this causes the amplitude of the oscillator signal to become more sus− ceptible to PVT variations. Therefore to achieve a potentially more PVT robust circuit, a bias source is used which employs p−type MOSFETs (P 1, P 2) due to their lower flicker noise. Negative resistance necessary for oscillation is then generated by the cross−coupled NMOS transistor pair (N 1, N 2) . The switched varactor array consists of 15 branches, also illustrated in Fig. 2 . An identical varactor configu− ration that was used in the LC−tank is employed, where NMOS transistors (N 3, N4) are used to switch the var− actors in(out) of the bank. These switches are made wide to reduce their series resistance which loads Q tank when EN = 1. Loading of Q tank is further reduced by PMOS transistors (P 3 − P 6), which maintain the switches completely off when EN = 0 [12] .
VI. EXPERIMENTAL RESULTS
The proposed VCO was designed for a 1P9M 90nm CMOS process. To demonstrate the achieved reductions in ΔK V CO and Δf res , the proposed VCO was compared with a con− ventional VCO designed using the same process, to meet the same tuning range. The resulting tuning characteristics of both VCOs are shown in Fig. 3 , with a performance comparison of both circuits presented in Table I . Table I clearly shows the reductions achieved in ΔK V CO and Δf res by factors of 6 and 17 respectively over the conven− tional VCO. This is shown in further detail in Figs. 4 and 5 which plot K V CO and f res respectively over all sub−bands for both VCOs.
As explained in section II and shown in Fig. 3 , designing with reduced ΔK V CO and Δf res enables the specified tuning range to be covered with lower K V CO values for the upper fre− quency bands, hence improving the phase noise performance of these bands. This improvement is shown in Fig. 6 which plots the simulated phase noise of the top frequency band for both VCOs (i.e. worst case scenarios). Measurements taken at 1 MHz offset from the carrier frequency (f osc = 5.45 GHz) show the proposed VCO to achieve a phase noise improvement of 2 dB. This improvement is slightly larger than predicted due to K V CO reduction alone, as the lower K V CO requirements for the proposed VCO will increase the L/C ratio of its tank. This leads to an improved Q tank [8] hence offering a further improvement in phase noise. Table I also shows the low power requirements of the proposed technique. This is due to the reduced loading of Q tank as a result of using one single array consisting of varactor branches which can be completely switched out when not in use. Power consumption is slightly less than for the conventional VCO (due to the higher L/C tank ratio [8] ) and is significantly less than for previously reported techniques concerned with reducing ΔK V CO and Δf res . This is shown in Table II which displays the overall performance of the pro− posed technique against such previously reported publications.
VII. CONCLUSION
This paper presented a novel design of low power, sub− banded VCO exhibiting reduced ΔK V CO and Δf res . The design was verified for a 90nm CMOS process and achieves ΔK V CO and Δf res values of ±4.6% and ±1.7% respectively, to maintain the percentage overlap between bands at ≈ 40%. Reductions in ΔK V CO and Δf res are by factors of 6 and 17 respectively over a conventional sub−banded VCO designed using the same process, to meet the same tuning range. This makes the proposed VCO more suited to stable PLL operation. In addition it reduces K V CO requirements resulting in a phase noise improvement over the conventional VCO by 2 dB. Reduced loading of Q tank then keeps the overall power consumption extremely low at 850 μW from a 1 V supply.
